Runtime Power Monitoring in High-End Processors:

Methodology and Empirical Data

Canturk Isci & Margaret Martonosi Princeton University

MICRO-36

Motivation

- Power is important!
- Measurement/Modeling techniques help guide design of power-aware and temperature-aware systems
- Real-system measurements:
 - Help observe long time periods
 - Help guide on-the-fly adaptive management
- Our work: live, run-time, percomponent power/thermal measures

Simulation vs. Multimeters... Simulation: Multimeter: + Arbitrary detail + Fast + Fairly Accurate + Common base +/- Existing systems - Slow - Possibly inaccurate - No on-chip detail Counter-Based Power Estimation: + Fast (Real-time) + Offers estimated view of on-chip detail But: 1) Are the "right" counters available? 2) How accurate is it? 3











Complete Example: Retirement Logic
 Retirement Logic defined from annotated die layout Access rate approximation based on performance counters: Retirement Power: Can retire at most 3 uops/cycle Power(Ret) = [AccessRate(Ret) / 3] • MaxPower(Ret) + ClkPower(Ret) Initial MaxPower: Area-based estimate
 MaxPower = Area% x Max Processor Power = 4.7W
 Estimates after stressmark tuning: MaxPower = 1.5W; ClkPower = 2W
• Final hardcoded power equation for retirement logic: $\frac{Power(Ret)}{(3)} = \frac{AccessRate(Ret)}{(3)} \cdot [0.5 \cdot (3)] + 2.0$ 9





















 Sanity check on trends in realbenchmarks





• What are some interesting uses of this measurement approach?

21

19





- Contributions:
 - Performance counter based runtime power model and runtime verification with synchronous real power measurement for arbitrarily long timescales!
 - Physical component based power estimates for processor, which can be used in power phase analyses and thermal modeling
- Outcome:
 - We can perform reasonably accurate runtime power estimates without inducing any significant overhead to power profile















Our Work in Comparison

- Power estimation for a complex, aggressively clock-gated processor
- Component power estimates with physical binding to die layout
 - Laying the groundwork for thermal modeling
- Portable implementation with current probe and power server LKM
- Power oriented phase analysis with acquired power vectors

33

Related Work Implementing counter readers: • PCL [Berrendorf 1998], Intel VTune, Brink & Abyss [Sprunt 2002] Using counters for Power: • CASTLE [Joseph 2001], power profilers • event driven OS/cruise control [Bellosa 2000,2002] Real Power Measurement: • Compiler Optimizations [Seng 2003] Cycle-accurate measurement with switch caps [Chang 2002] Power Management and Modeling Support: Instruction level energy [Tiwari 1994] PowerScope: Procedure level energy [Flinn 1999] Event counter driven energy coprocessor [Haid 2003] Virtual Energy Counters for Mem. [Kadayif 2001] ECOsystem: OS energy accounting [Ellis 2002]

32